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Abstract
A micro-fabricated parylene-packaged flexible pentacene thin film transistor is presented. Different
from preceding devices that have been reported, this thin film transistor employs parylene as the
substrate, the gate insulator and also the top protection layer. Also, this thin film transistor uses
pentacene, an organic semiconductor with high mobility, as the active material. The fresh made thin
film transistor shows a hole mobility of 0.022 cm2/V-s. In spite of initial drops, the transistor's hole
mobility stays at 0.001 cm2/V-s after over 6-month soaking in saline. We can conclude that drifts in
mobility from soaking do exist but they saturate to values still of promise In addition, we believe
there's plenty of room to improve the parylene packaging such as by using thicker parylene (this work
used only 1 ptm).
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I. INTRODUCTION
Vision loss due to retinitis pigmentosa (RP) and
age-related macular degeneration (AMD) has
troubled millions of people around the world.
Recently, a retinal prosthesis has been developed
for the treatment of aged-related blindness. This
technology is based on the concept of replacing
photoreceptor function with an electronic device
[1]. For this technology, a huge amount of
electrodes are needed to achieve reasonable or
high resolutions. A biocompatible and scalable
high lead count electrode array for retinal
prosthesis has been successfully fabricated[2].
These electrodes are directly connected to the
implanted control electronics through metal
interconnects. As the resolution increase, the
number of electrodes and interconnects increase,
too. So is the volume of the implanted device.
One way to reduce the number of metal
interconnects and to satisfy the small volume
constraint is to introduce a multiplexer into the
system. This multiplexer has to overcome such
difficulties as the corrosive environment and
integration with the metal interconnects and so
on.
One revolutionary approach to solve the problem
is to explore biocompatible electronics that do
not require conventional hermetic packaging and,
at the same time, flexible enough for
implantation use.
The combination of organic semiconductor and
polymer substrate can serve this purpose.
Pentacene (C14H22) thin film transistors (TFT)
have been fabricated and possess a hole mobility
up to 2.59 cm2/V-s [3], which is comparable to
the popular a-Si:H TFT technology.
Pentacene, however, is sensitive to oxygen so
unprotected pentacene transistors are vulnerable
to even normal environments. It is therefore
interesting to use parylene (readily a proven
biocompatible material) as a
pentacene-protecting polymer. Parylene C, a
widely used MEMS (micro-electro-mechanical
system) material, shows great flexibility
(Young's modulus - 4 GPA), chemical inertness
and biocompatibility [4]. Parylene C has been
recognized as a USP Class VI material and its
intraocular biocompatibility has been studied [2].
In fact, parylene has been and is being studied
for both encapsulation layer [5] [6] and even as a
new gate insulator. However, this work reports
the first flexible parylene-pentacene electronics
where parylene is exclusively used as the
substrate, gate insulator and encapsulation layer.
II. DEVICE FABRICATION
Our parylene-packaged flexible pentacene TFTs
used a bottom-contact configuration (Fig. 1) so
as to avoid pentacene contamination from
following processing. The basic technology
involved in parylene-packaged pentacene TFT is
the parylene/metal skin technology [7] [8]. The
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simplified fabrication process is illustrated in
Fig. 2.
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Fig 1 Isometric (a) and cross-section (b) views
of bottom-contact configuration of
parylene-packaged flexible pentacene TFTs
1. Spin sacrificial photoresist and
deposit first layer of paylene
2. Deposit metal and pattern as gate
5. Deposit pentacene
6. Deposit 3rd parylene
3. Deposit 2nd parylene as gate insulator
7. Strip off all photoresist to release the
thin film
4. Deposit 2nd metal and pattern as
sourceldrain
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Fig 2 Simplified process flow
The fabrication started with photoresist-coated
wafers. A 10-ptm parylene-C was first deposited
as the substrate. A 1,500-angstron Au with
100-angstron Cr was thermally deposited and
patterned to be the gate. A 0.3 1-ptm parylene-C
was then deposited as the gate dielectrics. Next,
a 500-angstron Au was deposited and patterned
as the sources and drain. Then, a 200-nm
pentacene (as purchased from Sigma-Aldrich)
was thermally-evaporated under high vacuum. A
1-ptm parylene-C was deposited as
top-protecting layer. Finally, the whole
parylene-pentacene TFTs was liftoff from the
photoresist in a flexible MEMS form (Fig 3).
(c))
Fig 3 Fabricated Parylene film containing
pentacene thin-film transistors. (a) Released film
(b) Closer view (c) one of the transistors on the
parylene film
III. RESULTS
We obtained the drain and gate characteristics of
the thin-film transistor with a probe station and
the HP4145B semiconductor parameter analyzer.
The transistor was measured at room
temperature. Fig 4 shows the drain and gate
characteristics of an unsoaked thin-film
transistor.
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Fig 4 Drain (up) and Gate (down)
characteristics of pentacene thin-film ti
right after fabrication
For bio-implantation applications, the
0' parylene-pentacene flexible electronics must
stand the bio-environment. To explore this, we
9 soaked our parylene-pentacene thin-film
transistors in saline at room temperature and
10
monitored the hole mobility.
After a month's soaking, the mobilities from
several transistors seem to always converge to
0.005 CM2/V-S (Fig 5) indicating a saturated
value but still manageable to make useful
electronics. So far, soaking has been more than 6
months, and the pentacene hole mobilities stay at
0.00 CM2 /V-S (Fig 6)
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The mobility of charge carrier (pt) in the
saturation regime can be calculated from the
drain current given by the equation.
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Fig5 Mobility versus time (1 month)
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Saline Soaking Test
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Fig 6 Mobility versus time (6 months)
Although continuous soaking is underway, we
can conclude from the first data that the drifts in
mobility from soaking do exist but they saturate
to values still of promise. In addition, we believe
there's plenty of room to improve the parylene
packaging such as by using thicker parylene (this
work used only 1 ptm) or other techniques.
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